Architecture-driven synthesis techniques for mapping digital signal processing algorithms into silicon
A 4.4 pJ/Access 80 MHz, 128 kbit Variability Resilient SRAM With Multi-Sized Sense Amplifier Redundancy
